/* Original question: If a granted request remain asserted then the grant should be stable for 4clock cycles. Request and grant has one clock cycle latency. */
// Question can be interpreted in many ways. Here are 2 interpretations.
//
// 1) If new req then grnt stays on for 4 cycles
ap_reqgrnt1: assert property(@ (posedge clk) $rose(req) |-> ##1 grnt[*4] );
// 2) If new req and req stay on asserted for 1 to 4 cycles, then grnt stays on for 4 cycles.
ap_reqgrnt2: assert property(@ (posedge clk) $rose(req) ##[1:4] req implies
##1 grnt[*4] );
Ben Cohen
http://www.systemverilog.us/ ben@systemverilog.us
** SVA Handbook 4th Edition, 2016 ISBN 978-1518681448
…
- SVA Package: Dynamic and range delays and repeats SVA: Package for dynamic and range delays and repeats | Verification Academy
- Free books: Component Design by Example FREE BOOK: Component Design by Example … A Step-by-Step Process Using VHDL with UART as Vehicle | Verification Academy
Real Chip Design and Verification Using Verilog and VHDL($3) https://rb.gy/cwy7nb - Papers:
- Understanding the SVA Engine,
Verification Horizons - July 2020 | Verification Academy - Reflections on Users’ Experiences with SVA
Reflections on Users’ Experiences with SVA | Verification Horizons - March 2022 | Verification Academy - SVA Alternative for Complex Assertions
Verification Horizons - March 2018 Issue | Verification Academy - SVA in a UVM Class-based Environment
SVA in a UVM Class-based Environment | Verification Horizons | Verification Academy
Udemy courses by Srinivasan Venkataramanan (http://cvcblr.com/home.html)
https://www.udemy.com/course/sva-basic/
https://www.udemy.com/course/sv-pre-uvm/