Hi There,
I interested in doing one project using Verification environment can any one suggest me with books or Videos which help me to build Verification Environment in SystemVerilog not in UVM.
In reply to marathuteja:
try verification guide https://verificationguide.com/systemverilog/ or chipverify SystemVerilog Tutorial, they are free sources.You can use eda playground to run your codes.