Question on set_auto_predict

SystemVerilog
,
1

Hi,
When would I want to do set_auto_predict to be 1? It sounds dangerous to do so.

Thanks!

2

In reply to Verif Engg:
You should set it to 1,when your DUT has volatile registers.For example a register storing the updated count value during up/down count operation in a counter design.