Program block

SystemVerilog
1

How Program Block seperates the Test bench and DUT and also How it avoids the race conditions? Can someone explain in detail with an Example.

2

I do not recommend the use of program blocks. See http://go.mentor.com/programblocks