- can we write separate packet class for input signals and output signals ?
- how to end the simulation in system verilog ?
In reply to Gireesh:
- Yes.
- The $finish system task will end the simulation and exit the simulator, while $stop will just end the simulation.
In reply to sbellock:
thank you