I am a beginner in system verilog. so,could you explain in detail about interfaces in system verilog<font size=>
There is a lot of material here in the Verification Academy and around the web on SystemVerilog interfaces and virtual interfaces. I also have a DVCon paper