In c/c++ language, I use below code to implement a union data structure. But I have little idea how to do the same thing in SystemVerilog. It always reported : Unpacked unions are not yet supported.
typedef union {
struct {
int unsigned offset : 25;
int unsigned id : 7;
} f;
int unsigned dataAll;
} my_dw;