I have a requirement that group of signals must be stable for at least Xns before the assertion of SignalQ. What would the property look like.
Can I use $stable or $change. But they require clock.
In reply to shals:
// I have a requirement that group of signals must be stable for at least Xns
// before the assertion of SignalQ. What would the property look like.
// Can I use $stable or $change. But they require clock.
You’ll need supporting logic to create a ghost signal for that group of signals.
For example, given the following requirement:
“a” stable for 2ns then @ (posedge clk) b |-> c;
bit clk, a, b, c, va;
default clocking @(posedge clk); endclocking
initial forever #10 clk=!clk;
always @(negedge clk) begin // Supporting code for SVA
#8ns va<=a;
end
ap: assert property(@ (posedge clk) b && va==a |-> c);
Ben Cohen
http://www.systemverilog.us/ ben@systemverilog.us
For training, consulting, services: contact Home - My cvcblr
- SVA Handbook 4th Edition, 2016 ISBN 978-1518681448
- A Pragmatic Approach to VMM Adoption 2006 ISBN 0-9705394-9-5
- Using PSL/SUGAR for Formal and Dynamic Verification 2nd Edition, 2004, ISBN 0-9705394-6-0
- Real Chip Design and Verification Using Verilog and VHDL, 2002 isbn 978-1539769712
- Component Design by Example ", 2001 ISBN 0-9705394-0-1
- VHDL Coding Styles and Methodologies, 2nd Edition, 1999 ISBN 0-7923-8474-1
- VHDL Answers to Frequently Asked Questions, 2nd Edition ISBN 0-7923-8115
- VF Horizons:PAPER: SVA Alternative for Complex Assertions - SystemVerilog - Verification Academy
- http://systemverilog.us/vf/SolvingComplexUsersAssertions.pdf
- “Using SVA for scoreboarding and TB designs”
http://systemverilog.us/papers/sva4scoreboarding.pdf - “Assertions Instead of FSMs/logic for Scoreboarding and Verification”
https://verificationacademy.com/verification-horizons/october-2013-volume-9-issue-3 - SVA in a UVM Class-based Environment
https://verificationacademy.com/verification-horizons/february-2013-volume-9-issue-1/SVA-in-a-UVM-Class-based-Environment