How to use struct and typedef keywords in SystemVerilog?

SystemVerilog
, ,
1

I need some clear explaination about the keywords

2

In reply to Sruti:

Any basic SystemVerilog introduction/tutorial will cover this. These constructs were taken directly from C/C++, so any basic tutorial from those language should cover that as well.

3

In reply to dave_59:
Thank you.