How to solve?

SystemVerilog
,
1

Question is
After signal A is asserted, Signal B Must be de-asserted , and must remain de-asserted until next assertion of signal A.
how can we write an assertion for this ??

2

In reply to kushagar:
See other reply with the same question