Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time

    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification

    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Upcoming & Featured Events

      • ISO 26262 Bottoms-Up Safety Analysis - September 29th
      • Stimulating Simulating 2: UVM Sequences - October 8th
      • 2020 Wilson Research Group - October 13th
      • Formal-based ‘X’ Verification - October 15th
      • Events Calendar

    • On Demand Seminars

      • Comprehensive Memory Modeling - DDR VIP
      • RDC Overview & Questa RDC Methodology
      • When Are You Done Running CDC?
      • Verilog Basics for SystemVerilog Constrained Random
      • All On-Demand Seminars

    • Recording Archive

      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • What’s New in Functional Verification
      • DVCon 2020 - Featured Presentations
      • All Recordings

    • Mentor Training Center

      • SystemVerilog for Verification
      • SystemVerilog UVM
      • UVM Framework
      • Instructor-led Training

    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • Questa Simulation Coverage Acceleration Apps with inFact
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - July 2020
      • Verification Horizons - March 2020
      • Verification Horizons - December 2019
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us

    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
SystemVerilog
  • Home /
  • Forums /
  • SystemVerilog /
  • How do I define an associative array of queues ?

How do I define an associative array of queues ?

SystemVerilog 4646
associative array 19 #systemverilog #Arrays 36 Queues in system verilog 4
Verif Engg
Verif Engg
Full Access
28 posts
August 30, 2017 at 3:17 pm

I want to define an associative array with a pkt_id (of type int) as the index and each index has a queue.

I tried this :

bit[31:0]trans_q[$]recd_trans[*];

Does not seem correct.

Any inputs?

Replies

Log In to Reply

Solution

Solution

dave_59
dave_59
Forum Moderator
8095 posts
August 30, 2017 at 3:26 pm

In reply to Verif Engg:
Never declare an associative array with a wildcard index[*]. You can not retrieve any key values because its type is unknown. Use [int] if you mean the index to mean a 32-bit integer. 

bit [31:0] trans_q[int][$];

This declares an associative array of queues.

- Dave Rich

pawar
pawar
Forum Access
3 posts
September 06, 2017 at 9:35 am

In reply to dave_59:
trans_q will be packed or unpacked ?

dave_59
dave_59
Forum Moderator
8095 posts
September 06, 2017 at 1:00 pm

In reply to pawar:

trans_q is an unpacked associative array of unpacked queues whose queue elements are packed arrays of bits.

- Dave Rich

pawar
pawar
Forum Access
3 posts
September 07, 2017 at 8:42 am

I have a confusion with this, could you please elaborate with a picture if possible?
lets say bit[1:0] a [int]; here a is unpacked associative array where the key is unpacked and value is packed array of bits ??

dave_59
dave_59
Forum Moderator
8095 posts
September 07, 2017 at 4:42 pm

In reply to pawar:

I don't have the time to draw a picture that would help you. A packed type is just any type that could be treated as an integral(integer) value greater than a single scalar bit. trans_q by itself without any key select expression is a whole unpacked array. You can copy or compare unpacked arrays as a whole, but you can not use a whole unpacked array in an integral expression.

- Dave Rich

shahkavish77
shahkavish77
Full Access
16 posts
July 23, 2018 at 10:57 am

In reply to dave_59:

How to register associative array of queue into UVM factory (uvm_field_*)?

dave_59
dave_59
Forum Moderator
8095 posts
July 23, 2018 at 11:16 am

In reply to shahkavish77:

The UVM factory only concerns classes, not fields of a class.

The `uvm_field_* macros register fields of a class for automation of certain operations. But they only handle certain field types and do not support multi-dimensional arrays.

We strongly discourage the use of `uvm_field for any field because of their poor performance.
https://verificationacademy.com/cookbook/macrocostbenefit

- Dave Rich

shahkavish77
shahkavish77
Full Access
16 posts
July 23, 2018 at 12:07 pm

In reply to dave_59:

Got it. Appreciate your quick help sir.

Rajaraman Rak7
Rajaraman Rak7
Full Access
17 posts
October 10, 2018 at 5:38 am

Hi All,
Here i am pushing the associative array to the associative array of queue.
But i am facing the "asssignment operator type check failed" error.

//Associative array declaration
bit [15:0] memory[int];
 
//Associative array of queue declaration
bit [15:0] assoc_queue[int][$];
 
//Here i am pushing to the value to memory
   memory[5]  = 16'h5;
   memory[22] = 16'h5;
   etc ,....
 
//Below i am pushing memory to assoc_queue.I want to push before i am collecting all the memory elements to assoc_queue.
 
assoc_queue[1].push_back(memory);

Thanks in Advance
Rajaraman

dave_59
dave_59
Forum Moderator
8095 posts
October 10, 2018 at 9:27 am

In reply to Rajaraman Rak7:

The push_back() method only can push one element at a time onto the queue. And you cannot directly assign an associative array to a queue (or any other unpacked array) because you lose the index keys.

You could 

foreach(memory[index]) assoc_queue[1].push_back(memory[index]);

You loose the index keys [5] [22] ... this way.

- Dave Rich

Rajaraman Rak7
Rajaraman Rak7
Full Access
17 posts
October 10, 2018 at 11:42 pm

Hi dave,
I got this point.
Thank you for your immediate response.

© Mentor, a Siemens Business, All rights reserved www.mentor.com

Footer Menu

  • Sitemap
  • Terms & Conditions
  • Verification Horizons Blog
  • LinkedIn Group
SiteLock