How to decide the size of a cache memory in a multi processor system?

SystemVerilog
, , , ,
1

For multi processor coherency how should we decide the local cache size or space of the individual masters and how the shared memory is related to the local caches?

2

In reply to swadheen:

This is not the proper site for asking this kind of question.