How to change parameter of systemverilog testbench with Makefille

I wrote a testbench to verify different functionality and parameterized task calling to check different task. can I change any parameter of testbench from make to run different test ?

In reply to Z:

See this response:

https://verificationacademy.com/forums/ovm/randomizing-module-parameters