How can we verify unaligned address access of memory mapped registers using RAL model verification

SystemVerilog
,
1

Hello,

Using RAL model verification for an RTL design, how can we verify unaligned address space access of memory mapped registers?