I am new to SV
Plz suggest me some example for handshaking signal
I need to know how handshake happen between design and testbench in system verilog
Plz provide me an example code
In reply to Design Engineer:
Whether a homework or not, do a Google search on
handshake systemverilog