How do we give fixed values as the input instead of randomizing it in system verilog layered testbench?
In reply to parvatinair:
You either constrain the random variables to the fixed values you want, or instead of calling randomize(), you set the values to the fix values you want.