EEnet type pins in Mixed Signal Chip

SystemVerilog
, , ,
1

Hi…can anyone tell me what are EEnet type signals/pins in Mixed Signal Design ? How are they used with one example.

Thanks

2

In reply to shekher201778:

This is likely from a package provided by your tool vendor. This Mentor/Siemens EDA sponsored public forum is not for discussing tool specific usage or issues. Please read your tool’s user manual or contact your tool vendor directly for support.