Different sequences on same interface, different sequence_items to same driver and test 4 MB memory

SystemVerilog
1

How to send different sequences frequently for same interface?
How to send different sequence_items frequently for same driver
How to test 4MB Memory without effect the simulation(halt or stop)?