Data structure

SystemVerilog
,
1

There are 3 axi masters
A1 burst length 8
A2 burst length 16
A3 burst length 32
impliment data structure to all 3 master data into one