Constraint with range 4k +-10, 8k +-10 and so on

SystemVerilog
,
1

Hi,

I want a constraint which can give values like 4096+10, 4096-10, 8192+10, 8192-10 and so on…

Below constraint gives me +10 ranges. But I don’t know how to write for -10 ranges.

constraint var_c{var_a%4096 == 10;}

Can anyone help me for -10 ranges?

2

In reply to DhavalP:

constraint var_c{var_a%4096 inside {10,4096-10};}