Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IQ
      • Verification IP
      • Static-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Introduction to UVM
      • UVM Basics
      • Advanced UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Featured & On-Demand

      • VA Live - Multiple Dates & Locations
      • Interconnect Formal
      • Formal and the Next Normal
      • Formal Verification Made Easy
      • Data Independence and Non-Determinism
      • Exhaustive Scoreboarding
      • Visualizer Debug Environment
      • Webinar Calendar
    • On-Demand Library

      • SystemVerilog Assertions
      • Practical Flows for Continuous Integration
      • Continuous Integration
      • Questa Verification IQ
      • Avery & Siemens VIP
      • Protocol and Memory Interface Verification
      • HPC Protocols & Memories
      • Preparing for PCIe 6.0: Parts I & II
      • High Defect Coverage
      • SoC Design & Functional Safety Flow
      • Complex Safety Architectures
      • All On-Demand Recordings
    • Recording Archive

      • Lint vs Formal AutoCheck
      • FPGA Design Challenges
      • Design Solutions as a Sleep Aid
      • Fix FPGA Failures Faster
      • CDC and RDC Assist
      • The Dog ate my RTL
      • Questa Lint & CDC
      • Hierarchical CDC+RDC
      • Improving Initial RTL Quality
      • CDC Philosophy
      • Hardware Emulation Productivity
      • The Three Pillars of Intent-Focused Insight
      • All Webinar Topics
    • Conferences & WRG

      • 2022 Functional Verification Study
      • Improving Your SystemVerilog & UVM Skills
      • Automotive Functional Safety Forum
      • Aerospace & Defense Tech Day
      • Siemens EDA Functional Verification
      • Industry Data & Surveys
      • DVCon 2023
      • DVCon 2022
      • DVCon 2021
      • Osmosis 2022
      • All Conferences
    • Siemens EDA Learning Center

      • EDA Xcelerator Academy(Learning Services) Verification Training, Badging and Certification
      • View all Xcelerator Academy classes
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification IQ
      • Verification Horizons Blog
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - March 2023
      • Verification Horizons - December 2022
      • Verification Horizons - July 2022
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Academy News
      • Contact Us
    • Training

      • Learning @OneGlance (PDF)
      • SystemVerilog & UVM Classes
      • Siemens EDA Classes
Ask a Question
SystemVerilog
  • Home
  • Forums
  • SystemVerilog
  • Constraint

Constraint

SystemVerilog 6448
#constraint ... 82
Moein75
Moein75
Full Access
15 posts
November 03, 2022 at 5:08 am

Hi, I run this code in QuestaSim but it has an error. Can anyone help me why this randomization failed?

class Packet;
    rand bit p[2048];
    int sum=0;
    function int total(bit p[2048]);
        for (int i=0;i<2048;i++)
            sum = sum + p[i];
    endfunction
    constraint c_stim{
        total(p)==256;
    }
endclass:Packet

Replies

Log In to Reply
dave_59
dave_59
Forum Moderator
10890 posts
November 03, 2022 at 10:40 am

In reply to Moein75:

There are several problems with this code.

Calling user defined functions in a constraint break the solution space in that the random variables as inputs to the function must choose their values first. Then the return value of the function becomes a non-random state variable. The constraint solver is not required to keep trying different inputs to make sure its return value satisfies the remaining constraint (==256).

Also functions used in constraint must be "pure" they cannot reference or modify variables outside their scope. Imagine the behavior if there were multiple calls to your function total.

And finally, the LRM does not allow references to random variables that are aggregate arrays without using an iterative construct like foreach or sum reduction method that can be unrolled into a set of boolean equations.

— Dave Rich, Verification Architect, Siemens EDA

Shubhabrata
Shubhabrata
Forum Access
102 posts
November 03, 2022 at 11:14 am

In reply to Moein75:

Hi, Observed your code from top to bottom. There are loads of things to say and there are few speculations of mine.
1)You have called a user-defined method which will be acting after the randomization method and will return a value. That's why you might get the right result but most of the time, you will get the wrong one.
2)It's the dynamic array you are using. So in order to get the proper answer you have to use system defined method (array_manipulation). You gotta use p.sum().
3)Now return type of the sum will be depending upon the variable type you are dealing with. Here variable type is a bit. So you will get either 1 or 0.
4)Now finally, to get rid of all of these hindrances, you have to use the int variable. I tried to do so in the following code.

class Packet;
  rand int p[20];
 constraint values{
    foreach(p[i])
      p[i] inside {[0:1]};
  }
    constraint c_stim{
      p.sum()==13;
    }
endclass:Packet
 
module test;
 
  Packet P=new;
  initial begin
    assert(P.randomize)
    $display("%p",P.p);
  end
 
endmodule
 
 
// Another way
class Packet;
  rand bit[3:0][7:0] p[20];
  rand bit[31:0]p1[20];
 //rand int unsigned p1[20]; // by-defualt signed
 constraint values{
    foreach(p[i])
      p[i] inside {[0:1024]};
  }
    constraint c_stim{
      p.sum()>1352;
    }
  constraint eq{p[5] == p1[5];p[5]<=105 && p[5] >=99;} //extra ; some observation ;
 
endclass:Packet
 
module test;
 
  Packet P=new;
  initial begin
    assert(P.randomize)
    $display("%p",P.p);
    $display("%0p",P.p1);
  end
 
endmodule

Now go through it gingerly.
I have one tiny little problem here. During declaring the array, instead of using rand int along with constraint values, when I was using rand unsigned int along with no such values constraint, I was getting garbage value. WHY?

Moein75
Moein75
Full Access
15 posts
November 04, 2022 at 9:05 am

Good clarification, thank you

dave_59
dave_59
Forum Moderator
10890 posts
November 04, 2022 at 9:21 am

In reply to Shubhabrata:

If you remove the constraint values, the constraint solver is giving you back values that satisfy the other active constraints. You need to plug in the "garbage values" into the constraint equation and see that it does in fact satisfy those constraints.

— Dave Rich, Verification Architect, Siemens EDA

Shubhabrata
Shubhabrata
Forum Access
102 posts
November 05, 2022 at 12:14 pm

In reply to dave_59:

Hello sir, I have clarity of that. But that will happen in case of signed int (rand int p[20]) . In case of unsigned int declaration (rand int unsigned p[20]) , it's giving garbage values which is not satisfying the constraint (2nd one) .
I should have got series of 0s and 1s.

dave_59
dave_59
Forum Moderator
10890 posts
November 05, 2022 at 2:51 pm

In reply to Shubhabrata:
Show me exactly the code you ran and the "garbage" values you got.

— Dave Rich, Verification Architect, Siemens EDA

Shubhabrata
Shubhabrata
Forum Access
102 posts
November 06, 2022 at 1:11 am

In reply to dave_59:

class Packet;
  rand int unsigned p[20];
  constraint c_stim{
      p.sum()==13;
    }
endclass:Packet
 
module test;
 
  Packet P=new;
  initial begin
    assert(P.randomize)
    $display("%p",P.p);
  end
 
endmodule

The result , I am getting -

vsim -voptargs=+acc=npr
# run -all
# '{257152500, 3154634279, 1845763276, 3696871621, 631626809, 2108533005, 2922957038, 2580893384, 1715310603, 828324944, 3022238876, 3785499950, 2835521728, 3653584145, 2354463875, 2745584841, 1287618582, 201913747, 2622534294, 698645476}
# exit

As I am using unsigned , I was supposed to have 1s and 0s . Instead , I am these values.

dave_59
dave_59
Forum Moderator
10890 posts
November 06, 2022 at 7:45 am

In reply to Shubhabrata:

module top;
 
  int unsigned p[20] =
 
'{257152500, 3154634279, 1845763276, 3696871621, 631626809, 2108533005, 2922957038, 2580893384, 1715310603, 828324944, 3022238876, 3785499950, 2835521728, 3653584145, 2354463875, 2745584841, 1287618582, 201913747, 2622534294, 698645476};
 
  initial begin
    $display("p.sum =                    %16d",p.sum);
    $display("p.sum =                  0x%16h",p.sum);
    $display("p.sum with (64'(item)) = 0x%16h",p.sum() with (64'(item)));
  end
endmodule

— Dave Rich, Verification Architect, Siemens EDA

Shubhabrata
Shubhabrata
Forum Access
102 posts
November 07, 2022 at 1:02 am

In reply to dave_59:

Ok, Got it. Numbers are made of 32 bits, but the summation consists of more than 32 bits. As we are taking int variable that's why we'll be getting the sum result up to the 32nd bit. And the answer is 13. Hope I got it correct.

UVM_geek
UVM_geek
Full Access
18 posts
April 30, 2023 at 6:28 am

Hi Dave,

https://www.edaplayground.com/x/jwjp

Here I am getting unexpected result
p.sum with (64'(item)) = 0x0000000b0000000d
may I know why?

Thanks !!!

dave_59
dave_59
Forum Moderator
10890 posts
April 30, 2023 at 7:13 am

In reply to UVM_geek:

Shubhabrata wrote:

Ok, Got it. Numbers are made of 32 bits, but the summation consists of more than 32 bits. As we are taking int variable that's why we'll be getting the sum result up to the 32nd bit. And the answer is 13. Hope I got it correct.

That is your answer.

— Dave Rich, Verification Architect, Siemens EDA

Siemens Digital Industries Software

Siemens Digital Industries Software

#TodayMeetsTomorrow

Portfolio

  • Cloud
  • Mendix
  • Electronic Design Automation
  • MindSphere
  • Design, Manufacturing and PLM Software
  • View all Portfolio

Explore

  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Customer Stories
  • Partners
  • Trust Center

Contact

  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
© Siemens 2023
Terms of Use Privacy Statement Cookie Statement DMCA