Constraining the columns of a Matrix

Question

Hello all,

I have a matrix that I am trying to put constraints on

my conditions are:
- for each row, # of 1's is >=1;
- for each column, # of 1's = 1;
I did:

  bit [X-1][Y-1] matrix;
  constraint matrix{
    foreach(matrix[i]){
      $countones(matrix[i])>=1;
    }
   //Here I need a foreach to loop through the columns and make sure the countones ==1, I'm 
   //just not sure of the correct syntax to use.
  }

Thank you!

Answer 1

dave_59

Forum Moderator

10219 posts

August 07, 2022 at 9:17 pm

In reply to Fa300:

See https://verificationacademy.com/forums/systemverilog/2-dimenson-dynamic-array-constraints#reply-105360

— Dave Rich, Verification Architect, Siemens EDA

Answer 2

Fa300

Full Access

2 posts

August 08, 2022 at 5:53 am

In reply to dave_59:

Hello, that solution does not work in my case since I am using a packed array. Is there any other solution you can suggest?

Answer 3

dave_59

Forum Moderator

10219 posts

August 08, 2022 at 10:57 am

In reply to Fa300:

You can still use that solution by creating another unpacked array, and setting the following constraint;

rand bit [X-1:0][Y-1:0] packed_matrix;
rand bit unpacked_matrix[X][Y];
 
constraint matrix_equivalent {
   foreach(unpacked_matrix[x,y]) unpacked_matrix[x][y] == packed_matrix[x][y];
}
constraint matrix_col {
    foreach (unpacked_matrix[,j]) unpacked_matrix.sum() with (int'(unpacked_matrix[item.index][j])) == 1;
  }

— Dave Rich, Verification Architect, Siemens EDA

Answer 4

Shashank Gurijala

Full Access

90 posts

August 13, 2022 at 2:33 am

In reply to dave_59:

Hello Dave!

What is with the ,j in the foreach loop? How does it work?

Thanks!

Answer 5

dave_59

Forum Moderator

10219 posts

August 13, 2022 at 8:33 am

In reply to Shashank Gurijala:

j iterates from 0 to Y-1.

— Dave Rich, Verification Architect, Siemens EDA

Answer 6

Shashank Gurijala

Full Access

90 posts

August 13, 2022 at 11:28 pm

In reply to dave_59:

Then why not use just j instead of ,j in the foreach loop?

Answer 7

dave_59

Forum Moderator

10219 posts

August 16, 2022 at 11:02 am

In reply to Shashank Gurijala:
Because then j iterates from 0 to X-1.

— Dave Rich, Verification Architect, Siemens EDA

Languages & Standards

Methodologies

Techniques & Tools

Universal Verification Methodology (UVM)

Featured Courses

Additional Courses

Formal-Based Techniques

Analog/Mixed Signal

UVM Forum

SystemVerilog Forum

Coverage Forum

Additional Forums

Implementation Patterns

Specification Patterns

Pattern Resources

UVM Cookbook

Coding Guidelines & Deployment

Coverage Cookbook

Featured & On-Demand

On-Demand Library

Recording Archive

Conferences & WRG

Siemens EDA Learning Center

Blog & News

Verification Horizons Publication

About Us

Training

Portfolio

Explore

Siemens

Contact