Clocking blocks and modports

1)I wanted to know why we use clocking block and when to use it in interface or is it necessary to use clocking block everytime.
2)I wanted to ask whether it is necessary to use modports in clocking blocks and if it is not necessary then when to use it.

In reply to Shivansh Bhardwaj:

See my reply
assigning interface net-type signals from class | Verification Academy

Ben Cohen
http://www.systemverilog.us/ ben@systemverilog.us
For training, consulting, services: contact http://cvcblr.com/home.html
** SVA Handbook 4th Edition, 2016 ISBN 978-1518681448

  1. SVA Package: Dynamic and range delays and repeats SVA: Package for dynamic and range delays and repeats | Verification Academy
  2. Free books: Component Design by Example FREE BOOK: Component Design by Example … A Step-by-Step Process Using VHDL with UART as Vehicle | Verification Academy
    Real Chip Design and Verification Using Verilog and VHDL($3) Amazon.com
  3. Papers: