Output signals in clocking block cannot be read, input signals cannot be driven.
Please explain above sentence by giving examples
In reply to SidRaj:
see clocking block in interface | Verification Academy
Good discussion of the clocking block
Ben SystemVerilog.us