hi i want to know if there is a way in sv by which we can find if two signals became 1 at same time or 2nd siganl became 1 1clock before first signal or 1 clock after first signal.
i have a requirment to see if two signal in my RTL ever became 1 at same time.