What is the major drawback of changing the code in provided Verilog models.
In reply to kawaiiforver36:
That really depends on who is providing the models and under what conditions.
Are these models you will synthesize, or reference models for something that’s already implemented? Or is this verification IP?
There could be legal ramifications and/or technical issues.