C-based stimulus for UVM based environment

SystemVerilog
1

Hi,

I am looking to learn more about C-based stimulus for RTL verification. Any pointers to good papers or examples are appreciated.

Thanks

2

In reply to UVM_SV_101: