Binding multple module interface signals to one assertion module in system verilog

I wan to write a assertion mudule which uses multiple dut interface signals .

Means I wan to access mutliple modules siganl for binding to one module.

Can anyone suggest me idea hare for same with eaxmple ?

or

Is there a other alternative for doing same ?