Hi All,
What’s the difference between the assert() vs assert property() statements?
What’s the difference between writing
assert (@(posedge clk) (signal==1));
and writing
assert property (@(posedge clk) (signal==1));
Thank you!
Hi All,
What’s the difference between the assert() vs assert property() statements?
What’s the difference between writing
assert (@(posedge clk) (signal==1));
and writing
assert property (@(posedge clk) (signal==1));
Thank you!
In reply to ldm_as:
I strongly suggest that you study the types of assertions, specifically immediate assertions and concurrent assertions.
BTW, the following is incorrect assert (@(posedge clk) (signal==1));
Ben Cohen
http://www.systemverilog.us/ ben@systemverilog.us
For training, consulting, services: contact Home - My cvcblr
OK, the assert (signal==1) is the correct assertion…
Should I use the assert property (…) each time I want to refer to an edge of the signal (posedge/negedge)?
In reply to ldm_as:
yes; concurrent assertions need a clocking event to do the sampling.
Ben Cohen
http://www.systemverilog.us/ ben@systemverilog.us
For training, consulting, services: contact Home - My cvcblr