Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time

    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification

    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Upcoming & Featured Events

      • Formal Verification Part 1 - August 20th
      • Formal Verification Part 2 - September 1st
      • User2User MARLUG
      • Events Calendar

    • On Demand Seminars

      • Improving Your SystemVerilog Language and UVM Methodology Skills
      • Visualizer Debug Environment
      • What’s New in Functional Verification from Mentor - Spring 2020
      • All On-Demand Seminars

    • Recording Archive

      • DVCon 2020 - Featured Presentations
      • DAC 2019 Session Recordings
      • Portable Stimulus from IP to SoC
      • Wilson Research Group - 2018 Results
      • All Recordings

    • Mentor Training Center

      • SystemVerilog for Verification
      • SystemVerilog UVM
      • UVM Framework
      • Instructor-led Training

    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • Questa Simulation Coverage Acceleration Apps with inFact
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - July 2020
      • Verification Horizons - March 2020
      • Verification Horizons - December 2019
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us

    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
OVM
  • Home /
  • Forums /
  • OVM /
  • Toggle a force signal inside OVM sequence

Toggle a force signal inside OVM sequence

OVM 2609
#uvm 2 #systemverilog 2 mixed UVM OVM 1
tejasakulu
tejasakulu
Full Access
25 posts
June 22, 2020 at 12:28 pm

Hello everyone,

I have a in my TB 

initial begin 
 
force DUT_TOP_INST.vt =0;
 #300ns;
force DUT_TOP_INST.vt =1;
 
end
 
Now i want to control this vt pad in my ovm_sequence how do i do that. I want to toggle it basically
Can i override force signal ??
 
 
Thanks in advance !

Replies

Log In to Reply
dave_59
dave_59
Forum Moderator
7964 posts
June 22, 2020 at 12:39 pm

In reply to tejasakulu:

I believe you can apply the concepts in this paper to the OVM.

- Dave Rich

tejasakulu
tejasakulu
Full Access
25 posts
June 22, 2020 at 12:55 pm

In reply to dave_59:

Thanks dave for reply. But i cannot override a force until i call release right? So i need to release it and then i can toggle; with force being on if i try to override it doesn't work
Correct me if i'm wrong

Thanks

anil.khub
anil.khub
Full Access
2 posts
June 22, 2020 at 1:00 pm

In reply to tejasakulu:

One should never use force/release statements. BAD practice because of which you are running into the troubles. Use an interface and handle to the interface to manipulate the signals of those interfaces. I did a quick scan of white paper and describes the solution to your problem aptly.
-anil

Solution

Solution

dave_59
dave_59
Forum Moderator
7964 posts
June 22, 2020 at 1:40 pm

In reply to tejasakulu:

Another force on a signal replaces an existing force—there's no need to release it first.

Also, there's no need to force to a literal constant. You can do

bit vr_reg;
initial force DUT_TOP_INST.vt =vr_reg;
initial begin
 #300ns;
 vr_reg = ~vr_reg;
end

That way you can set up a driver to modify the value of vr_reg directly.

- Dave Rich

tejasakulu
tejasakulu
Full Access
25 posts
July 01, 2020 at 4:31 pm

In reply to dave_59:

Thanks Dave

So you mean to say :

module testbench_top
bit vr_reg;
initial force DUT_TOP_INST.vt =vr_reg;
initial begin
 #300ns;
 vr_reg = ~vr_reg;
end
 
interface test;
logic a;
endinterface
 
class driver;
virtual test vif;
new = ()
task test();
vif.vr_reg =1 ;
#200ns
vif.vr_reg = 0;
endtask
 
Let me know if this what you meant "setup the driver to modify the value of vr_reg"
 
Thanks
anil.khub
anil.khub
Full Access
2 posts
July 01, 2020 at 11:00 pm

In reply to tejasakulu:

You need to get rid of force statements and initial blocks. You can look at the following example in

$QUESTA_HOME/examples/systemverilog/interfaces/controller

DUT_TOP_INST.vt should be part of your interface signals to drive or sample.

You are almost there. keep at it.
-anil

© Mentor, a Siemens Business, All rights reserved www.mentor.com

Footer Menu

  • Sitemap
  • Terms & Conditions
  • Verification Horizons Blog
  • LinkedIn Group
SiteLock