Starting Address of Type0 Configuration Space in Pcie

What is the Starting Address of Type0 configuration Space ? I am Generating Register Model for Configuration space , shall i give starting address as 32’h00 and generate register model according byte offsets ?