Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time

    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification

    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Upcoming & Featured Events

      • Creating an Optimal Safety Architecture  - February 9th
      • The ABC of Formal Verification - February 11th
      • Events Calendar

    • On Demand Seminars

      • I'm Excited About Formal...
      • Visualizer Coverage
      • Formal-based ‘X’ Verification
      • 2020 Functional Verification Study
      • All On-Demand Seminars

    • Recording Archive

      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • All Recordings

    • Mentor Training Center

      • SystemVerilog for Verification
      • SystemVerilog UVM
      • UVM Framework
      • Instructor-led Training

    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • Questa Simulation Coverage Acceleration Apps with inFact
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Verification Horizons - March 2020
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us

    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
OVM
  • Home /
  • Forums /
  • OVM /
  • Getting max run time error

Getting max run time error

OVM 2525
meenakshi bommu
meenakshi bommu
Forum Access
4 posts
October 06, 2020 at 5:26 am

Plz can anyone help me
Facing maximum run time error
My code is working upto 200 ns after that getting maximum run time error

Replies

Log In to Reply
dave_59
dave_59
Forum Moderator
8466 posts
October 06, 2020 at 11:42 am

In reply to meenakshi bommu:

What was the run time limit? Do you know how to change it?

You need to figure out what the simulation time was when you hit the CPU run time limit. From there you can set a breakpoint just before hitting the simulation time where it hangs.

— Dave Rich, Verification Architect, Siemens EDA

meenakshi bommu
meenakshi bommu
Forum Access
4 posts
October 06, 2020 at 7:35 pm

In reply to dave_59:

https://www.edaplayground.com/x/vMir

here is my code link u can check and one more doubt getting rmi support error don't know why that is getting
plz can u reffer the code
i setting the drain time as 2000 we can change that time limit also

meenakshi bommu
meenakshi bommu
Forum Access
4 posts
October 06, 2020 at 10:55 pm

In reply to dave_59:

terminate called after throwing an instance of 'RmiSupport::OperationAbortedException'
what(): Rmi operation aborted

tell me meaning of this error

dave_59
dave_59
Forum Moderator
8466 posts
October 06, 2020 at 11:54 pm

In reply to meenakshi bommu:

You must be editing your playground since posting. I'm getting compiler errors at the moment.

Notwe that you have a fairly big design and EDAPlayground is meant for experimenting with small pieces of code.

— Dave Rich, Verification Architect, Siemens EDA

chr_sue
chr_sue
Full Access
3236 posts
October 07, 2020 at 11:42 pm

In reply to meenakshi bommu:

Quote:
In reply to dave_59:

terminate called after throwing an instance of 'RmiSupport::OperationAbortedException'
what(): Rmi operation aborted

tell me meaning of this error

I mad a few minor corrections in you code and it works perfectly. There is not run time error etc.
Some simulators are tolerating weaknesses in your code.
Please see here:
https://www.edaplayground.com/x/jWf9

meenakshi bommu
meenakshi bommu
Forum Access
4 posts
October 08, 2020 at 3:44 am

In reply to chr_sue:

Quote:
In reply to meenakshi bommu:

Quote:
In reply to dave_59:

terminate called after throwing an instance of 'RmiSupport::OperationAbortedException'
what(): Rmi operation aborted

tell me meaning of this error

I mad a few minor corrections in you code and it works perfectly. There is not run time error etc.
Some simulators are tolerating weaknesses in your code.
Please see here:
https://www.edaplayground.com/x/jWf9

plz let me know the what changes u did ??? and same link if change tool simulator to aldec again thats showing rmi support error and also can i know reason of that error plz

chr_sue
chr_sue
Full Access
3236 posts
October 08, 2020 at 4:27 am

In reply to meenakshi bommu:

I was including in a package the import uvm_pkg/include uvm_macros.svh. This might not be necessary when using another simulator.
The wron code line was in the file slave_seq.sv line 71. You do not pass enough varaibles to the $display command.
I see the error message using Aldec. This message comes out of the simulator. It might be caused by doing a pop on an empty queue. See the warnings prior to the error message.

© Mentor, a Siemens Business, All rights reserved www.mentor.com

Footer Menu

  • Sitemap
  • Terms & Conditions
  • Verification Horizons Blog
  • LinkedIn Group
SiteLock