Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IQ
      • Verification IP
      • Static-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Introduction to UVM
      • UVM Basics
      • Advanced UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Featured & On-Demand

      • RISC-V Design - Webinar
      • Exploring Formal Coverage
      • Processor Customization
      • Interconnect Formal
      • Formal and the Next Normal
      • Formal Verification Made Easy
      • Data Independence and Non-Determinism
      • Exhaustive Scoreboarding
      • Visualizer Debug Environment
      • Webinar Calendar
    • On-Demand Library

      • SystemVerilog Assertions
      • Practical Flows for Continuous Integration
      • Continuous Integration
      • Questa Verification IQ
      • Avery & Siemens VIP
      • Protocol and Memory Interface Verification
      • HPC Protocols & Memories
      • Preparing for PCIe 6.0: Parts I & II
      • High Defect Coverage
      • SoC Design & Functional Safety Flow
      • Complex Safety Architectures
      • All On-Demand Recordings
    • Recording Archive

      • Lint vs Formal AutoCheck
      • FPGA Design Challenges
      • Design Solutions as a Sleep Aid
      • Fix FPGA Failures Faster
      • CDC and RDC Assist
      • The Dog ate my RTL
      • Questa Lint & CDC
      • Hierarchical CDC+RDC
      • Improving Initial RTL Quality
      • CDC Philosophy
      • Hardware Emulation Productivity
      • The Three Pillars of Intent-Focused Insight
      • All Webinar Topics
    • Conferences & WRG

      • 2022 Functional Verification Study
      • Improving Your SystemVerilog & UVM Skills
      • Automotive Functional Safety Forum
      • Aerospace & Defense Tech Day
      • Siemens EDA Functional Verification
      • Industry Data & Surveys
      • DVCon 2023
      • DVCon 2022
      • DVCon 2021
      • Osmosis 2022
      • All Conferences
    • Siemens EDA Learning Center

      • EDA Xcelerator Academy(Learning Services) Verification Training, Badging and Certification
      • View all Xcelerator Academy classes
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification IQ
      • Verification Horizons Blog
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - July 2023
      • Verification Horizons - March 2023
      • Verification Horizons - December 2022
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Academy News
      • Contact Us
    • Training

      • Learning @OneGlance (PDF)
      • SystemVerilog & UVM Classes
      • Siemens EDA Classes
Ask a Question
Coverage
  • Home
  • Forums
  • Coverage
  • Wildcard based functional coverage

Wildcard based functional coverage

Coverage 561
Functional coverage... 1
J_M
J_M
Full Access
35 posts
March 08, 2023 at 11:18 pm

Hi, I want to write for 12 bit signal, using wildcard.

Here is sample code.

module fcov_rate
(
   // Clock and Resets
   input [12:0]  i_rx_config
);
 
covergroup client_rate;
      option.per_instance = 1;
 
      RX_CLIENT_RATE : coverpoint i_rx_config
      {
         wildcard bins RATE_0      = {12'b????_????_??10};
         wildcard bins RATE_1      = {12'b????_????_??01};
         wildcard bins RATE_2      = {12'b????_????_01??};
         wildcard bins RATE_3      = {12'b????_??01_????};
         wildcard bins RATE_4      = {12'b????_01??_????};
         wildcard bins RATE_5      = {12'b???1_????_????};
         wildcard bins RATE_6      = {12'b??1?_????_????};
         wildcard bins RATE_7      = {12'b?1??_????_????};
      }
 
endgroup
 
client_rate cov_config_inst;
 
//////////////////////////////////////////////////
 
initial begin
  cov_config_inst = new();
end
 
endmodule

With this wildcard method, I am able to achieve desired coverage, but let's say if I have 32 bit register and want to write coverage on that, then wildcard will be messy,

I can not use 32'b????....???? (?/X for 32 bits). So, I tried with following code,

module fcov_rate
(
   // Clock and Resets
   input [31:0]  i_tx_config
);
 
covergroup client_rate;
      option.per_instance = 1;
 
      TX_CLIENT_RATE : coverpoint i_tx_config
      {
         wildcard bins RATE_0      = {i_tx_config[1:0] == 2'b10};
         wildcard bins RATE_1      = {i_tx_config[1:0] == 2'b01};
         wildcard bins RATE_2      = {i_tx_config[3:2] == 2'b01};
         wildcard bins RATE_3      = {i_tx_config[5:4] == 2'b01};
         wildcard bins RATE_4      = {i_tx_config[7:6] == 2'b01};
      }
endgroup
 
client_rate cov_config_inst;
 
//////////////////////////////////////////////////
 
initial begin
  cov_config_inst = new();
end
 
endmodule

Above code is compile clean, but not able to hit bins.

Is there any other way to just part-select of coverpoint reference.

I know that I can achieve this using multiple coverpoint, but I don't want to write new coverpoint for each case like,

      FCOV_TX_CLIENT_RATE : coverpoint i_tx_config[1:0]
      {
         wildcard bins RATE_0      = {2};
         wildcard bins RATE_1      = {1};
      }
 
      FCOV_TX_CLIENT_RATE : coverpoint i_tx_config[3:2]
      {
         wildcard bins RATE_2      = {1};
      }
 
      FCOV_TX_CLIENT_RATE : coverpoint i_tx_config[5:4]
      {
         wildcard bins RATE_3      = {1};
      }

Is there any better solution ?

Replies

Log In to Reply
dave_59
dave_59
Forum Moderator
11273 posts
March 09, 2023 at 11:05 pm

In reply to J_M:

It's hard to find a generic algorithm for the bins in your code, but there are a couple approaches you can take.

You can use a bin set expression to create a list of matching bin values

bit [12:0] rate[8][] = '{ {12'b????_????_?010,12'b????_????_?110}.
                          {12'b????_????_??01}.
                           ...
                        }; // you can use whatever procedural code you want to
                           // construct this array before constructing the covergroup
 
covergroup client_rate;
      option.per_instance = 1;
 
      RX_CLIENT_RATE : coverpoint i_rx_config
      {
         wildcard bins RATE_0      = rate[0];
         wildcard bins RATE_1      = rate[1];
         wildcard bins RATE_2      = rate[2];
         wildcard bins RATE_3      = rate[3];
         wildcard bins RATE_4      = rate[4];
         wildcard bins RATE_5      = rate[5];
         wildcard bins RATE_6      = rate[6];
         wildcard bins RATE_7      = rate[7];
 
endgroup

You can send your coverpoint values through a function and use its return value to select a bin.
bit [12:0] rate[8][] = '{ {12'b????_????_?010,12'b????_????_?110}.
                          {12'b????_????_??01}.
                           ...
                        }; // you can use whatever procedural code you want to
                           // construct this array before constring the covergroup
 
covergroup client_rate;
      option.per_instance = 1;
 
      RX_CLIENT_RATE : coverpoint somefunc(i_rx_config)
      {
         bins RATE[8]      = {[0:7]};
      }
endgroup
 
function int somefunc(bit [12:0] samp);
   return ... some value between 0 and 7

— Dave Rich, Verification Architect, Siemens EDA

J_M
J_M
Full Access
35 posts
March 14, 2023 at 12:20 am

Hi Dave,

Thanks for your reply, yes definitely I can use ?/X and pass it using variable or function.

Here I used defined based coverage and using 'iff' I am hitting the bins.

`define CLIENT_RATE(DIR, REF, ID) \
``DIR``_CLIENT_RATE_``ID : coverpoint 1 iff (!i_sample)  \
{ \
  bins RATE_0 = {1} iff (``REF[``ID][0]); \
  bins RATE_1 = {1} iff (``REF[``ID][1]); \
  bins RATE_2 = {1} iff (``REF[``ID][2]); \
  bins RATE_3 = {1} iff (``REF[``ID][3]); \
  bins RATE_4 = {1} iff (``REF[``ID][4]); \
  bins RATE_5 = {1} iff (``REF[``ID][5]); \
  bins RATE_6 = {1} iff (``REF[``ID][6]); \
  bins RATE_7 = {1} iff (``REF[``ID][7]); \
  bins RATE_8 = {1} iff (``REF[``ID][8]); \
  bins RATE_9 = {1} iff (``REF[``ID][9]); \
}
module fcov_rate
(
   // Clock and Resets
   input [9:0][12:0]  i_rx_config
);
 
covergroup client_rate;
  option.per_instance = 1;
 
  `CLIENT_RATE(RX,i_rx_cfg,0)
  `CLIENT_RATE(RX,i_rx_cfg,1)
 
endgroup
 
client_rate cov_config_inst;
 
initial begin
  cov_config_inst = new();
end
 
endmodule

Above code serves my purpose and able to use same define multiple times by just passing different reference to the define.

Now let say I have 8 different client_cfg(client_cfg[8]) and I am passing different cfg instance in define reference. but client_cfg 0 to 6 support RATE_0 to RATE_9 and client_cfg only support RATE_0 to RATE_5. So I my coverage goal is not achieving 100% as RATE_6 to RATE_9 are not present for client_cfg[7], client_cfg[8] and client_cfg[9].

Do we have any method to not define bins if certain condition is not matched/satisfied?

Line below example,

`define CLIENT_RATE(DIR, REF, ID) \
``DIR``_CLIENT_RATE_``ID : coverpoint 1 iff (!i_sample)  \
{ \
  bins RATE_0 = {1} iff (``REF[``ID][0]); \
  bins RATE_1 = {1} iff (``REF[``ID][1]); \
  bins RATE_2 = {1} iff (``REF[``ID][2]); \
  bins RATE_3 = {1} iff (``REF[``ID][3]); \
  bins RATE_4 = {1} iff (``REF[``ID][4]); \
  bins RATE_5 = {1} iff (``REF[``ID][5]); \
  bins RATE_6 = {1} iff (``REF[``ID][6]); \
  if(``ID < 7) begin \
    bins RATE_7 = {1} iff (``REF[``ID][7]); \
    bins RATE_8 = {1} iff (``REF[``ID][8]); \
    bins RATE_9 = {1} iff (``REF[``ID][9]); \
  end \
}

Solution

Solution

dave_59
dave_59
Forum Moderator
11273 posts
March 14, 2023 at 10:36 pm

In reply to J_M:

The is no way to evaluate an expression as part of a macro, and there is no way to conditionally create a named bin within a coverpoint. You can control the size of an array of bins, and the values in each bin at construction.

If you want to pursue using a macro, you could do

`define CLIENT_RATE(DIR, REF, ID) \
DIR``_CLIENT_RATE_``ID : coverpoint 1 iff (!i_sample)  \
{ \
  bins RATE_0 = {1} iff (REF[ID][0]); \
  bins RATE_1 = {1} iff (REF[ID][1]); \
  bins RATE_2 = {1} iff (REF[ID][2]); \
  bins RATE_3 = {1} iff (REF[ID][3]); \
  bins RATE_4 = {1} iff (REF[ID][4]); \
  bins RATE_5 = {1} iff (REF[ID][5]); \
  bins RATE_6 = {1} iff (REF`ID][6]); \
  bins RATE_7 = {1} iff (REF[ID][7] || ID >=7); \
  bins RATE_8 = {1} iff (REF[ID][8] || ID >=7); \
  bins RATE_9 = {1} iff (REF[ID][9] || ID >=7); \
  end \
}

This will slightly skew partial coverage results, but not what's needed to get 100%

BTW: you do not need to be using `` all over the place except when you need to concatenate an identifier like: DIR``_CLIENT_RATE_``ID

— Dave Rich, Verification Architect, Siemens EDA

Siemens Digital Industries Software

Siemens Digital Industries Software

#TodayMeetsTomorrow

Portfolio

  • Cloud
  • Mendix
  • Electronic Design Automation
  • MindSphere
  • Design, Manufacturing and PLM Software
  • View all Portfolio

Explore

  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Customer Stories
  • Partners
  • Trust Center

Contact

  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
© Siemens 2023
Terms of Use Privacy Statement Cookie Statement DMCA