Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IQ
      • Verification IP
      • Static-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Introduction to UVM
      • UVM Basics
      • Advanced UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Featured & On-Demand

      • Exploring Formal Coverage
      • Processor Customization
      • Interconnect Formal
      • Formal and the Next Normal
      • Formal Verification Made Easy
      • Data Independence and Non-Determinism
      • Exhaustive Scoreboarding
      • Visualizer Debug Environment
      • Webinar Calendar
    • On-Demand Library

      • SystemVerilog Assertions
      • Practical Flows for Continuous Integration
      • Continuous Integration
      • Questa Verification IQ
      • Avery & Siemens VIP
      • Protocol and Memory Interface Verification
      • HPC Protocols & Memories
      • Preparing for PCIe 6.0: Parts I & II
      • High Defect Coverage
      • SoC Design & Functional Safety Flow
      • Complex Safety Architectures
      • All On-Demand Recordings
    • Recording Archive

      • Lint vs Formal AutoCheck
      • FPGA Design Challenges
      • Design Solutions as a Sleep Aid
      • Fix FPGA Failures Faster
      • CDC and RDC Assist
      • The Dog ate my RTL
      • Questa Lint & CDC
      • Hierarchical CDC+RDC
      • Improving Initial RTL Quality
      • CDC Philosophy
      • Hardware Emulation Productivity
      • The Three Pillars of Intent-Focused Insight
      • All Webinar Topics
    • Conferences & WRG

      • 2022 Functional Verification Study
      • Improving Your SystemVerilog & UVM Skills
      • Automotive Functional Safety Forum
      • Aerospace & Defense Tech Day
      • Siemens EDA Functional Verification
      • Industry Data & Surveys
      • DVCon 2023
      • DVCon 2022
      • DVCon 2021
      • Osmosis 2022
      • All Conferences
    • Siemens EDA Learning Center

      • EDA Xcelerator Academy(Learning Services) Verification Training, Badging and Certification
      • View all Xcelerator Academy classes
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification IQ
      • Verification Horizons Blog
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - July 2023
      • Verification Horizons - March 2023
      • Verification Horizons - December 2022
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Academy News
      • Contact Us
    • Training

      • Learning @OneGlance (PDF)
      • SystemVerilog & UVM Classes
      • Siemens EDA Classes
Ask a Question
Coverage
  • Home
  • Forums
  • Coverage
  • How to create the cover group's bins that based on array's values

How to create the cover group's bins that based on array's values

Coverage 561
#coverage #bins #uvm ... 1
faigenboim
faigenboim
Forum Access
4 posts
May 31, 2023 at 7:14 am

I wrote a covergroup that receives an array and builds the bins according to it, how can I make it so that a bin is built for each of the indexes of the array when its size is not known? My code now looks like this:

covergroup fxp_reg_access_cg(string maps_name[$], uvm_reg_addr_t maps_base[$], uvm_reg_addr_t maps_size[$]) with function sample(uvm_reg_addr_t address );

accessed_block_cp : coverpoint address {

bins maps_name[0] = {[ maps_base[0] : (maps_base[0] + maps_size[0] -1)]};

bins maps_name[1] = {[ maps_base[1] : (maps_base[1] + maps_size[1] -1)]};

bins maps_name[2] = {[ maps_base[2] : (maps_base[2] + maps_size[2] -1)]};

bins out_of_blocks = default;

}
endgroup

Replies

Log In to Reply
dave_59
dave_59
Forum Moderator
11263 posts
June 01, 2023 at 8:20 am

In reply to faigenboim:

The size of the array must be known before constructing any covergroups.

You could create an array of covergroups, one for each range. You just need to make sure that the each element of the array gets sampled, or only sample the covergroup array element that is in the range.

covergroup fxp_reg_access_cg(string maps_name, uvm_reg_addr_t maps_base, uvm_reg_addr_t maps_size) with function sample(uvm_reg_addr_t address );
  option.per_instance = 1;
  option.name = maps_name;
  accessed_block_cp : coverpoint address {
    bins maps_name[2] = {[ maps_base[2] : (maps_base[2] + maps_size[2] -1)]};
  }
endgroup
 
fxp_reg_access_cg fxp_ra_cg[];
 
fxp_ra_cg = new[my_maps_name.size];
foreach(fxp_ra_cg[i]) fxp_ra_cg[i] = new(...);

Another option is creating a function map_range that returns a value 0 to N-1, where N is the size of the array. Then set up your coverpoint bins

accessed_block_cp : coverpoint map_range(address) {
  bins maps[N] = {[0:N-1]};
}

— Dave Rich, Verification Architect, Siemens EDA

faigenboim
faigenboim
Forum Access
4 posts
June 04, 2023 at 3:15 am

In reply to dave_59:

Thanks DAVE,
I liked this way, but I'm a bit confused by it

Quote:
In reply to faigenboim:
accessed_block_cp : coverpoint map_range(address) {
  bins maps[N] = {[0:N-1]};
}


I tried to make code like this:
 
   virtual function void start_of_simulation_phase(uvm_phase phase);
        super.start_of_simulation_phase(phase);
        fxp_reg_access_cg = new(cfg.maps_name);
        foreach (cfg.maps_name[i])
            maps_cg[i] = new(cfg.maps_name[i], cfg.maps_base_addr[i], cfg.maps_end_addr[i], cfg.maps_num_of_bins[i]);
 
    endfunction : start_of_simulation_phase
 
    virtual function int get_block(uvm_reg_addr_t addr);
        foreach (cfg.maps_name[i]) begin
            if(addr>= cfg.maps_base_addr[i] && addr<= cfg.maps_end_addr[i])
                return i;
        end
        return -1;
    endfunction 
 
    covergroup fxp_reg_access_cg(string maps_name[$]) with 
        function sample(svt_apb_transaction apb_transaction, ipu_uvm_reg accessed_reg, bit access_is_valid, 
        bit[4:0] accessed_reg_type, bit[2:0] dfd_fusees, bit func_rst_raw, bit rst_pre);
 
        accesse_blocks_cp : coverpoint get_block(apb_transaction.address) {
            bins maps[]  = {[0:maps_name.size()-1]};
            bins out_of_blocks = default;
        }
.....
endgroup

but I got compilation error:

Error-[PCECGNNA] Improper new call to embedded covergroup
/nfs/site/disks/mmg.fxp.integ.2/USERS/smilgrom/fxp_19_04/src/val/common/ip_lib/fxp_cs
Procedural call to 'new' of embedded covergroup
fxp_csr_apb_coverage::fxp_reg_access_cg not allowed outside new function of
encompassing class fxp_csr_apb_coverage or its derived classes.

I cannot call to 'new' in the new function off class because then the array has not yet been initialized (and its size is unknown)
And if I define the covergroup as external to the class then it will not have access to the get_block function.

Is there a way to overcome the problem?

dave_59
dave_59
Forum Moderator
11263 posts
June 04, 2023 at 8:13 am

In reply to faigenboim:

You can move the covergroup definition outside the class. Everything it needs is being based as arguments and there is no more need to embed it in the class.

— Dave Rich, Verification Architect, Siemens EDA

faigenboim
faigenboim
Forum Access
4 posts
June 04, 2023 at 9:08 am

In reply to dave_59:

Hi Dave,
Thanks for the response, but maybe I didn't explain myself enough-
One of my coverpoints is based on the get_block function that is defined in the class, if I define the covergroup as external then it does not know the function

dave_59
dave_59
Forum Moderator
11263 posts
June 05, 2023 at 9:23 am

In reply to faigenboim:
You can pass a handle as a covergroup argument.

typedef class my_component;
covergroup fxp_reg_access_cg(my_component handle, string maps_name, uvm_reg_addr_t maps_base, uvm_reg_addr_t maps_size) with function sample(uvm_reg_addr_t address );
        accesse_blocks_cp : coverpoint handle.get_block(apb_transaction.address) {
...
endgroup
class my_component;
  virtual function void start_of_simulation_phase(uvm_phase phase);
        super.start_of_simulation_phase(phase);
        fxp_reg_access_cg = new(cfg.maps_name);
        foreach (cfg.maps_name[i])
            maps_cg[i] = new(this, cfg.maps_name[i], cfg.maps_base_addr[i], cfg.maps_end_addr[i], cfg.maps_num_of_bins[i]);
    endfunction : start_of_simulation_phase
...
endclass

— Dave Rich, Verification Architect, Siemens EDA

faigenboim
faigenboim
Forum Access
4 posts
June 28, 2023 at 2:20 am

In reply to dave_59:

There is a possibility that the bins will receive the map_names and not be numbered in map0, map1...?
Thank you
you helped me alot

Siemens Digital Industries Software

Siemens Digital Industries Software

#TodayMeetsTomorrow

Portfolio

  • Cloud
  • Mendix
  • Electronic Design Automation
  • MindSphere
  • Design, Manufacturing and PLM Software
  • View all Portfolio

Explore

  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Customer Stories
  • Partners
  • Trust Center

Contact

  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
© Siemens 2023
Terms of Use Privacy Statement Cookie Statement DMCA