Debug missed issue

How do you catch design issues that are coverage holes, when both the designer and verification engineer make the same mistake, even if they start their work from a well-defined spec?

Thanks.

In reply to UVM_beginner:

Design and Verification reviews with all interested parties. There are also tools to help you track spec coverage.