Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time

    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification

    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Upcoming & Featured Events

      • Debug with Codelink and Visualizer - December 8th
      • U2U MARLUG - January 26th
      • Events Calendar

    • On Demand Seminars

      • I'm Excited About Formal...My Journey From Skeptic To Believer
      • Interactive Debug Techniques
      • Formal-based ‘X’ Verification
      • 2020 Functional Verification Study
      • All On-Demand Seminars

    • Recording Archive

      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • All Recordings

    • Mentor Training Center

      • SystemVerilog for Verification
      • SystemVerilog UVM
      • UVM Framework
      • Instructor-led Training

    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • Questa Simulation Coverage Acceleration Apps with inFact
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Verification Horizons - March 2020
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us

    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
Coverage
  • Home /
  • Forums /
  • Coverage /
  • Array of cover points in a covergroup

Array of cover points in a covergroup

Coverage 414
functional coverage 14
kvenkatv
kvenkatv
Full Access
7 posts
March 08, 2016 at 11:45 am

covergroup spctl_hf_intg_cg @(posedge clk);
coverpoint `SPCTL_HF_INTG_INST.u_intg.g_regs[0].u_raw_edgedt.sig {
bins b[] = {1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824};
}
.............< many other cover points>
endgroup

I want to write array of cover points using for loop..

Please suggest a way to write in simple terms

Replies

Log In to Reply
kvenkatv
kvenkatv
Full Access
7 posts
March 08, 2016 at 12:14 pm

coverpoint `SPCTL_HF_INTG_INST.u_intg.g_regs[0].u_raw_edgedt.sig {
bins b[] = {1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824};
}
coverpoint `SPCTL_HF_INTG_INST.u_intg.g_regs[1].u_raw_edgedt.sig {
bins b[] = {1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824};
}
coverpoint `SPCTL_HF_INTG_INST.u_intg.g_regs[2].u_raw_edgedt.sig {
bins b[] = {1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824};
}
...... many more ...
writing manually all coverpoints doesn't seem easy, want to write in simple and concise terms

dave_59
dave_59
Forum Moderator
8279 posts
March 08, 2016 at 3:21 pm

In reply to kvenkatv: See this link for an easier way to generate the bin/bit encodings.

You cannot create an array of coverpoints each with a different sample array element. What you can do is create an array of covergroup instances each referencing a different array element. If g_regs is a generate block array, you will have to construct each covergroup instance in that generate block, or a seperate generate-for-loop block.

- Dave Rich

kvenkatv
kvenkatv
Full Access
7 posts
March 08, 2016 at 4:52 pm

Please post an example code

dave_59
dave_59
Forum Moderator
8279 posts
March 08, 2016 at 5:37 pm

In reply to kvenkatv:
This should get you started

package global_types;
   typedef bit [31:0] uint;
   typedef uint uint_da[];
endpackage
module bot;
   import global_types::*;
   uint sig;
endmodule
module top;
   import global_types::*;
   bit clk;
 
   uint_da encodings = onehots();
   function uint_da onehots;
      onehots = new[32];
      foreach (onehots[i]) onehots[i] = 32'b1 << i;
   endfunction : onehots
   covergroup cg(ref uint arg)  @(posedge clk);
      option.per_instance = 1;
      coverpoint arg {
	 bins b[] = encodings;
      }
   endgroup : cg
 
  genvar i;
   for (i = 0; i<32;i++) begin : g_regs
      bot u();
   end
   for (i = 0; i<32;i++) begin
      cg cg_inst;
      initial cg_inst = new(g_regs[i].u.sig);
end
endmodule : top

- Dave Rich

Sosale
Sosale
Full Access
1 post
April 12, 2016 at 11:53 pm

In reply to dave_59:

Can anyone explain the need/application of this type of coverpoint array?

sunils
sunils
Full Access
106 posts
April 13, 2016 at 3:54 am

In reply to dave_59:

Hello Dave,

Can you please guide me to know is it possible to write like 

covergroup cg(ref bit [3:0]hello.bye); 
 
   coverpoint hello.bye{
    bins a ...;
    bins b ...;
    ...
    ...
}

I mean to say can we use hierarchical reference in covergroup definition where array of covergroup is implemented. Please guide.

Regards
Sunils

Regards,
Sunil

dave_59
dave_59
Forum Moderator
8279 posts
April 13, 2016 at 6:57 am

In reply to sunils:
You can never use a "." when declaring the name of an identifier. In this case, you are declaring the name of an argument to a covergroup constructor.

- Dave Rich

dave_59
dave_59
Forum Moderator
8279 posts
April 13, 2016 at 6:58 am

In reply to Sosale:

In this case, an array of covergroups is needed to cover signals in an array of instances.

- Dave Rich

sunils
sunils
Full Access
106 posts
April 14, 2016 at 4:09 am

In reply to dave_59:o

Hello Dave,

Thanks for the reply. I need to cover the variables which are defined in packet class. Now how to cover these packet class variable in coverage model class without using the dot operator(Hierarchical reference). Alongwith, these are all unpacked array variabels defined in packet class. Please guide.

Regards
Sunil.

Regards,
Sunil

dave_59
dave_59
Forum Moderator
8279 posts
April 14, 2016 at 6:50 am

In reply to sunils:

You just need to pass each element of the array into the covergroup

covergroup cg(ref bit [3:0] bye); 
  coverpoint bye;
...
endgroup

foreach (hello.bye[i]) cg_inst[i] = new (hello.bye[i]);

- Dave Rich

prang
prang
Full Access
14 posts
July 10, 2018 at 4:15 pm

In reply to dave_59:

Quote:
In reply to kvenkatv:
This should get you started
package global_types;
   typedef bit [31:0] uint;
   typedef uint uint_da[];
endpackage
module bot;
   import global_types::*;
   uint sig;
endmodule
module top;
   import global_types::*;
   bit clk;
 
   uint_da encodings = onehots();
   function uint_da onehots;
      onehots = new[32];
      foreach (onehots[i]) onehots[i] = 32'b1 << i;
   endfunction : onehots
   covergroup cg(ref uint arg)  @(posedge clk);
      option.per_instance = 1;
      coverpoint arg {
	 bins b[] = encodings;
      }
   endgroup : cg
 
  genvar i;
   for (i = 0; i<32;i++) begin : g_regs
      bot u();
   end
   for (i = 0; i<32;i++) begin
      cg cg_inst;
      initial cg_inst = new(g_regs[i].u.sig);
end
endmodule : top

Just wanted to clarify should it be cg_inst[32] instead of cg_inst?

...
  cg cg_inst[32];
  genvar i;
   for (i = 0; i<32;i++) begin : g_regs
      bot u();
   end
   for (i = 0; i<32;i++) begin
      initial cg_inst[i] = new(g_regs[i].u.sig);

© Mentor, a Siemens Business, All rights reserved www.mentor.com

Footer Menu

  • Sitemap
  • Terms & Conditions
  • Verification Horizons Blog
  • LinkedIn Group
SiteLock