How to verify one clock is synchronous to another clock in VHDL testbench?
Also how to verify the output signal is synchronous to the clock in VHDL testbench?
In reply to Ashwini Dongre:
VHDL was never intended to deal with gate-level simulation and timing analysis. All I could find is this chapter from a book in 1991.