

Better Late Than Never Collecting Coverage from Zeroes and Ones

Rich Edelman, Siemens EDA, Fremont, CA US Tsung-Yu Tsai, Siemens Taiwan, HsinChu City, Taiwan





Background


- Files of zeroes and ones
 - ASCII expected and actual
 - VCD
 - qwave.db
 - WLF
 - other
- Coverage
 - Toggle
 - Block
 - FSM

2024/9/10

- Conditional
- Functional



VCD








Concept – Imagination

- Coverage wasn't modeled
 - Management decision No time in the schedule maybe it is an FPGA
- But we'd like to know about some of the coverage
- Build a Verilog instance tree that has names like the real design
 - This makes the coverage report easy to read
 - At each instance, populate it with the "sampled value datatypes" (reg[3:0]valueB)
- Build a functional coverage model for the variables.
 - coverpoint, bins, crosses
- Now, assign those zeroes and ones to the variables in turn. Collecting coverage



Conceptual Flow







The File Reader

- A "global" variable to hold the line of bits
- Get the filename
- Open the file using \$fopen

```
module top();
    // A "global" variable to hold the line
    // JUST read. The DUT-coverage-model uses
    // this to assign the parts.
    bit [1023:0] vector;
```

```
initial begin
bit [1023:0] my_values;
string filename;
longint my_time, now;
int d;
```

```
integer fd, code;
now = 0;
```

```
if (!$value$plusargs("i=%s", filename))
  filename = "testfile.txt";
$display("...processing '%s'", filename);
```

```
// Open the "values" file
fd = $fopen(filename, "r");
```





The File Reader

- Read the whole file
- Use \$fscanf
 - Read the time
 - Read the bit vector
- Update the current time
- Apply the bits to the "global" holding bit vector

```
// Loop through each line, one at a time.
   11
        1. Update the time
   11
        2. Apply the values
    11
         3. Repeat for each line
   forever begin
       // Read a line
      code = $fscanf(fd, "%d %b", my time, my values);
       if (code == -1) begin
         $finish(2);
       end
      // Update time
      d = my time - now;
       #d;
      now = now + d;
       // Apply the values to the global
      vector = my_values;
   end
 end
endmodule
```






Assigning the bits

module M();

```
ABC abc0();
ABC abc1();
```

```
// When the intermediate vector changes, assign
// its contents to the underlying values - deep
// in the hierarchy or on the top
always @(top.vector) begin
   $display("@%t: Vector=%20b", $time, top.vector);
   {
      abc0.a.valueA, abc0.b.valueB, abc0.c.valueC,
      abc1.a.valueA, abc1.b.valueB, abc1.c.valueC
    } = top.vector;
end
endmodule
```







A Simple Functional Coverage Model

- Construct a coverage object 'cgi'.
- Write a coverage model. Simple in this case.
- Inside the module A(), a value 'valueA'.
- valueA got assigned by the concatenation above.
- Once valueA changes, trigger a call to sample().


```
module A();
reg [4:0] valueA;
covergroup cg;
  cp_valueA: coverpoint valueA;
endgroup
cg cgi = new();
always @(valueA) begin
  $display("@%t: %m.valueA=%20b",
   $time, valueA);
  cgi.sample();
end
endmodule
```





Structs too

• Exactly the same concepts.



module B();

req

typedef struct packed
reg [1:0] status;

intr;

Coverage

- Bit Vector model
- Struct model

2	Pat	th			Missing Bin	Total Bins	% Hit	Coverage	Status	Goal
	*	11	/M/	abc1/b/cg	31	32	3.12%	3.12%		10
				cp valueB	31	32	3.12%	3.12%		10
		*	17.75	VM/abc1/b/cgi	31	32	3.12%	3.12%		10
			*	Cp valueB	31	32	3.12%	3.12%		10
				B) auto[0]				0		
				B) auto[1]				0		
				B) auto[2]				0		-
				B) auto[3]				0		1
				B) auto[4]				0		1
				B) auto[5]				0		1
				B) auto[6]		1// 1	+	0		1
				B) auto[7]	В	it Ve	ecto	0		1
				B) auto[8]				0		1
				B) auto[9]				0		1
				B) auto[10]				0		1
				auto[11]				1		1
				B) auto[12]				0		1
				B) auto[13]				0		1
				B) auto[14]				0		1
				auto[15]				0	-	1

R	Path					Missing Bin	Total Bins	% Hit	Coverage	Status	Goal
	* 12	//	M/a	abc1	L/b/cg	7	10	30.00%	33.33%		100%
		(stat	us	3		4 25.00%	25.00%		100%
		(ò	intr		1	1	2 50.00%	50.00%		100%
		(cou	nt	3		4 25.00%	25.00%		100%
	*	-		VM/	abc1/b/cgi	7	10	30.00%	33.33%		100%
			÷	C	status	3	4	4 25.00%	25.00%		100%
					B) auto[0]				0		1
					B) auto[1]				1		1
					B) auto[2]				0		1
					B) auto[3]				0		1
			Ŧ	•	intr	1	1	2 50.00%	50.00%		100%
					B) auto[0]				1		1
					B) auto[1]				0		1
		3	¥		count	3		1 25.00%	25.00%		100%
					B) auto[0]				0		1
					B) auto[1]				0		1
					B) auto[2]		_		0		1
					B) auto[3]		Str	Int	1		1
								uul			
-											





- This is our "regular" model
- A value is going to be assigned as read from the file
- A covergroup was designed
- cgi.sample() is triggered
- What other coverage can be collected?

```
module C();
reg [2:0] valueC;

covergroup cg;
   cp_valueC: coverpoint valueC;
endgroup
cg cgi = new();
always @(valueC) begin
   cgi.sample();
end
endmodule
```





What about other kinds of coverage?


- Write a "fake" FSM in the 'module C'
- It gets recognized by the compiler / optimizer
- But it never operates the states are assigned
 - Notice the 'fake_clk"
 - it doesn't run

```
module C();
  reg [2:0] valueC;
  reg clk, fake_clk;
  always @(posedge fake clk) begin
    case(valueC)
     ZERO: valueC <= ONE;
      ONE: valueC <= TWO;
      TWO: valueC <= THREE;
    THREE: valueC <= FOUR;
     FOUR: valueC <= FIVE;
     FIVE: valueC <= SIX;</pre>
      SIX: valueC <= SEVEN;
    SEVEN: valueC <= ZERO;
    endcase
  end
endmodule
```





- Since the state machine doesn't "run"
 - Block / Statement coverage doesn't register






- 'valueC' is being assigned
- the state and transition coverage is collected

<pre>module C(); reg [2:0] reg clk, :</pre>					
always @(]	posedge	fa	ake_clk)	begin	0
case(va	lueC)				C
ZERO:	valueC	<=	ONE ;		
ONE: y	valueC	<=	TWO;		Сс
TWO: •	valueC	<=	THREE;		
THREE:	valueC	<=	FOUR;		F
FOUR:	valueC	<=	FIVE;		
FIVE: y	valueC	<=	SIX;		
SIX: ·	valueC	<=	SEVEN;		C
SEVEN:	valueC	<=	ZERO;		
endcase					Count: 1
end					
endmodule					SE



 An always block that operates expressions but does NOT change the "values" that are assigned from the file



Coverage Roll-up

- Not all the coverage categories are "valid"
- It "depends"
 - Covergroups/Toggle/FSM all good
 - Block/Branch depends on the module/instance

Design Hierarchy Name	Design unit 🔀	Cover Options	<u>i</u> Coverage%	Block%		E Branch%	1.110.000	Toggle%	<	FSM State%	FSM Transition%	Lovergroup Bin Hit%	🖧 Covergroup%
🔁 top	top	+cover=bcest -ngcoverage	66.0	796	57.14%		75.00%						
👻 🖬 M	M	+cover=bcest -ngcoverage	58.5	796	54.28%		25.00%	35	.71%	100.00%	100.00%	15.27%	36.459
👻 🖬 abc0	ABC	+cover=bcest -ngcoverage	58.3	5%	52.94%		25.00%	35	.71%	100.00%	100.00%	15.27%	36.459
🖬 a	A	+cover=bcest -ngcoverage	42.0	B%	100.00%	6		20	.00%			6.25%	6.259
📮 b	В	+cover=bcest -ngcoverage	34.3	7%	100.00%	ò		0	.00%			3.12%	3.129
🗖 C	С	+cover=bcest -ngcoverage	78.6	1%	46.66%		25.00%	100	.00%	100.00%	100.00%	100.00%	100.009
🔻 🖬 abc1	ABC	+cover=bcest -ngcoverage	58.3	59/0	52.94%		25.00%	35	.71%	100.00%	100.00%	15.27%	36.459
🖬 a	A	+cover=bcest -ngcoverage	42.0	8%	100.00%	0		20	.00%			6.25%	6.259
🥁 b	В	+cover=bcest -ngcoverage	34.3	7%	100.00%	5		0	.00%			3.12%	3.129
🖬 с	С	+cover=bcest -ngcoverage	78.6	196	46.66%		25.00%	100	.00%	100.00%	100.00%	100.00%	100.009



Conclusion

- Coverage is a useful tool for measuring "completeness"
- Even after the fact, a file of zeroes and ones can be used to collect coverage
 - Have all the legal values been used
 - Have all the legal "crosses" between two variables been used
- Building a small structure helps with naming conventions and reporting
- Keep the system simple
- Explore more kinds of coverage that might apply to this scheme





Questions

SYSTEMS INITIATIVE

• Source code available – contact rich.edelman@siemens.com

