Browse all content in Verification Academy: Articles, Cookbooks, Resources, Sessions, and Tracks

Coverage (17)

Emulation (17)

Portable Test & Stimulus (17)

Debug (16)

HW/SW Verification (15)

Aerospace (14)

Low Power (14)

March 2016 - Volume 12 Issue 1 (14)

Mil/Aero (14)

DO-254 (13)

DUT-TB (13)

Functional Coverage (13)

Functional Simulation (13)

Sequences (13)

UPF (13)

PSS (12)

September 2021 - Volume 17 Issue 2 (12)

Stimulus (12)

Code Coverage (11)

FSM (11)

June 2015 - Volume 11 Issue 2 (11)

June 2017 - Volume 13 Issue 2 (11)

Power Management (11)

RISC-V (11)

Transactions (11)

Functional Safety (10)

July 2022 - Volume 18 Issue 2 (10)

June 2013 - Volume 9 Issue 2 (10)

RTL (10)

Reuse (10)

Scoreboard (10)

ISO 26262 (9)

June 2018 - Volume 14 Issue 2 (9)

Analysis (8)

Block Level (8)

DMA Engine (8)

FPGA (8)

February 2013 - Volume 9 Issue 1 (8)

Interfaces (8)

March 2021 - Volume 17 Issue 1 (8)

PCI Express (8)

Registers (8)

AMS (7)

Automotive (7)

Co-Emulation (7)

July 2020 - Volume 16 Issue 2 (7)

June 2016 - Volume 12 Issue 2 (7)

March 2015 - Volume 11 Issue 1 (7)

March 2022 - Volume 18 Issue 1 (7)

March 2023 - Volume 19 Issue 1 (7)

November 2015 - Volume 11 Issue 3 (7)

PCIe (7)

Power Aware (7)

Power Domain (7)

Verification Management (7)

AI/ML (6)

AXI (6)

Abstraction (6)

Configuration (6)

December 2022 - Volume 18 Issue 3 (6)

FPGA Prototyping (6)

Fault Injection (6)

IEEE 1801 (6)

Integrated Environment (6)

June 2012 - Volume 8 Issue 2 (6)

June 2019 - Volume 15 Issue 2 (6)

March 2017 - Volume 13 Issue 1 (6)

March 2020 - Volume 16 Issue 1 (6)

March 2024 - Volume 20 Issue 1 (6)

Memory (6)

November 2020 - Volume 16 Issue 3 (6)

October 2013 - Volume 9 Issue 3 (6)

Power States (6)

Subsystem (6)

Test Environment (6)

Tests (6)

Verification Environment (6)

Accellera (5)

Clock-Domain Crossing (5)

Controllers (5)

December 2019 - Volume 15 Issue 3 (5)

Directed Test (5)

Equivalence Checking (5)

FPGA Verification (5)

February 2019 - Volume 15 Issue 1 (5)

Formal Analysis (5)

ISA (5)

Interrupts (5)

March 2018 - Volume 14 Issue 1 (5)

Processor Design Verification (5)

Reference Model (5)

Requirements Traceability (5)

Scenario Generation (5)

Simulation (5)

SoC (5)

Supply Set (5)

Synchronization (5)

Transaction-Based Acceleration (5)

Adoption Trends (4)

BFMs (4)

C (4)

Checkers (4)

Classes (4)

Components (4)

Constrained Random Verification (4)

Coverage Analysis (4)

Coverage Closure (4)

Coverage Metrics (4)

Covergroup (4)

Design Constructs (4)

Fault Simulation (4)

Formal Coverage (4)

Hardware Acceleration (4)

High-Speed (4)

Interconnect (4)

MIPI (4)

Methodology (4)

Mixed-Signal Design (4)

Mixed-Signal Verification (4)

Model Checking (4)

NVMe (4)

Netlist (4)

November 2018 - Volume 14 Issue 3 (4)

Power Intent (4)

Properties (4)

Regression (4)

Sequence Item (4)

Signal (4)

UVMF (4)

Unified Power Format (4)

VHDL (4)

Variable (4)

Verification Planning (4)

ADAS (3)

AEH (3)

ASIC (3)

Analog (3)

Asynchronous Clock (3)

Big Data (3)

Bins (3)

Bug Hunting (3)

CDC (3)

Cache Coherency (3)

Code Generator (3)

Connectivity (3)

Constrained Random Stimulus (3)

Coverage Goals (3)

DDR (3)

Digital Design (3)

ED-80 (3)

FPGA Designs (3)

Fabric (3)

Failure Analysis (3)

Fault Analysis (3)

Fault Campaign (3)

Functional Verification (3)

Gate-Level (3)

Gate-Level Simulation (3)

Golden Model (3)

HPC (3)

Hardware-Assisted Verification (3)

ICE Mode (3)

In-Circuit Emulation (3)

Isolation (3)

July 2023 - Volume 19 Issue 2 (3)

Machine Learning (3)

Matlab (3)

Memory Models (3)

Metastability (3)

Metrics (3)

Multi-Core Architectures (3)

Non-Trivial Bug Escapes (3)

November 2016 - Volume 12 Issue 3 (3)

Objects (3)

Proofs (3)

Property Checking (3)

Property Checks (3)

QVIP Configurator (3)

Report (3)

Requirements (3)

Reset Issues (3)

Retention (3)

SLEC (3)

Safety Mechanism (3)

Security Verification (3)

Simulink (3)

State Machine (3)

Strategy (3)

Sub-system Level (3)

SystemC (3)

TBX (3)

Test Planning (3)

Test Realization (3)

Testplan (3)

Traceability (3)

Transaction Recording (3)

Trends (3)

UVM Framework (3)

Utilization (3)

VRM (3)

Virtual Interface (3)

Waveform (3)

Wilson Research Group (3)

X-Propagation (3)

ABV (2)

AHB (2)

AMBA (2)

Airborne Electronic Hardware (2)

Arrays (2)

Artificial Neural Network (2)

Assertion-Based Verification (2)

Assurance (2)

Automation (2)

Bus Functional Models (2)

Bus Protocol (2)

C-PHY (2)

CDC Analysis (2)

CDC Methodology (2)

CSI-2 (2)

Clock Gating (2)

Clocking (2)

Compliance (2)

Config_db (2)

Continuous Integration (2)

Coverage Models (2)

Coverage Points (2)

Cross Coverage (2)

Cryptography (2)

D-PHY (2)

DPI-C (2)

DSP (2)

Data Encryption (2)

Data Mining (2)

Deadlock (2)

Design Optimization (2)

Design Trends (2)

Determinism (2)

Digital Signal Processing (2)

DisplayPort (2)

Driver Tracing (2)

Dynamic Power (2)

Error Injection (2)

Factory (2)

Fault Model (2)

Fibre Channel (2)

Fork-Join (2)

Formal Testbench (2)

HDL Domain (2)

HDMI (2)

HLS (2)

Hardware Debugging (2)

Hierarchical Components (2)

High-Level Synthesis (2)

Hybrid Virtual Platform (2)

IC/ASIC (2)

Implies (2)

Industry Trends (2)

Inheritance (2)

Instruction Sets (2)

Intelligent Automation (2)

Intersect (2)

JEDEC (2)

Jenkins (2)

June 2014 - Volume 10 Issue 2 (2)

LRM (2)

MUX (2)

Macros (2)

Memory Debug (2)

Modeling (2)

Namespaces (2)

OVM (2)

Operators (2)

PHY (2)

Packages (2)

Parallel Compile (2)

Pipe Interface (2)

Power Analysis (2)

Power Estimation (2)

Power Gating (2)

Pre-Silicon (2)

Processor Core Verification (2)

Protocol Checkers (2)

RISC-V Verification Interface (2)

Real Number Modeling (2)

Register Model (2)

SATA (2)

SPI (2)

SSD (2)

SVUnit (2)

Safety Critical (2)

Security Vulnerabilities (2)

Sequence Library (2)

Sequencer (2)

Serial Interface (2)

Split Transactor (2)

Structural Analysis (2)

TLM (2)

TLM FIFOS (2)

Test Generation (2)

Testbench Automation (2)

Throughout (2)

Time Cone (2)

Tool Qualification (2)

Trend Analysis (2)

UCDB (2)

UPF 2.0 (2)

USB (2)

Unit Testing (2)

Until (2)

Use Models (2)

VIP - 3.1 (2)

VPI (2)

Vacuity (2)

Verification Run Manager (2)

Verification Trends (2)

Virtual Sequences (2)

WRG (2)

X-State (2)

X-Tracing (2)

1800.2 (1)

5G (1)

ACE (1)

AHB-Lite (1)

ALU (1)

AOP (1)

API (1)

ASIL (1)

ASIP (1)

Abstract Stimulus (1)

Acceleration (1)

Active Driver Tracing (1)

Address Space Management (1)

Agent (1)

Agile Development (1)

Alternate Routing ID (1)

Analysis Pattern (1)

Analytics (1)

Antecedent (1)

Architectural Verification (1)

Arithmetic (1)

Artificial Intelligence (1)

Aspect Oriented Programming (1)

Avery Verification IP (1)

BIST (1)

Base Entity (1)

Base Test (1)

Batch and Debug (1)

Benchmarks (1)

Bind (1)

Black Boxing (1)

Bounded Model Checking (1)

Breakpoint (1)

Build Flow (1)

Built-In Self-Test (1)

CDC Protocol (1)

CDMA (1)

COMRESET (1)

COTS (1)

CPF (1)

CPU Model (1)

CXL (1)

Cache Predictor (1)

Callbacks (1)

Camera Serial Interface 2 (1)

Class Handles (1)

Class Library (1)

Class Objects (1)

Clock Propagation (1)

Clock Scaling (1)

Co-Simulation (1)

Code Quality (1)

Command API (1)

Conditionals (1)

Cone of Influence (1)

Configuration Database (1)

Configuration Object (1)

Connections (1)

Consequent (1)

Control Logic (1)

Control Paths (1)

Control Points (1)

Convolutional Neural Networks (1)

Coroutines (1)

Cover Method (1)

Cover Property (1)

Coverage Achievement (1)

Coverage Exclusion (1)

Coverage Holes (1)

Coverage Intent (1)

Coverage Matrix (1)

Crystal3 (1)

DDR4 (1)

DVI (1)

Data Link (1)

Data Management (1)

Data Models (1)

Data Types (1)

Data-driven Verification (1)

Debug Methodology (1)

December 2017 - Volume 13 Issue 3 (1)

Design Analysis (1)

Design Complexity (1)

Design Constraints (1)

Design Integrity (1)

Design Solutions (1)

Design Under Test (1)

Design for Safety (1)

Digital Twin (1)

Domain Boundary (1)

Domain Specific Architectures (1)

Dual Domains (1)

ECUs (1)

EMC (1)

Electronic Hardware (1)

Electronic Systems (1)

Embedded Software (1)

Emerging Trends (1)

Encapsulation (1)

Enumeration (1)

Environment Pattern (1)

Error (1)

Ethernet (1)

Execution Trace (1)

Expressions (1)

FMU (1)

FPU (1)

Flip-Flop (1)

Floating-Point Units (1)

Flow Control (1)

Formal Assertion-Based Verification (1)

Formal Directives (1)

Formal Test Planning (1)

Full Prove (1)

Functional Blocks (1)

Functional Correctness (1)

Functional Verification Study (1)

Generation (1)

Generative AI (1)

Glitches (1)

Guidelines (1)

HAV (1)

HDCP (1)

HDM (1)

HIP3900 (1)

HSI (1)

Hardening (1)

Hardware Fault (1)

Hardware Security (1)

Hierarchical Flow (1)

Hierarchical Sequences (1)

High Speed (1)

IC Design (1)

IC Reliability (1)

IDE (1)

IP Blocks (1)

IP Security (1)

ISO 21434 (1)

ISO 21448 (1)

ISR (1)

Illegal Bins (1)

Implementation Driven Formal (1)

Implementation Pattern (1)

Implicit/Explicit (1)

In-Circuit Simulation (1)

Inconclusives (1)

Intelligent Testbench Automation (1)

Interoperability (1)

Iterations (1)

JTAG (1)

JUnit (1)

LSF (1)

LSTM (1)

Lane Margining (1)

Level-shifter (1)

Liberty Syntax (1)

Load Balancing (1)

Load/Store APIs (1)

Lockstep (1)

Loggers (1)

Lump Sum Build (1)

MBIST (1)

MBSE (1)

MC2 (1)

MCPs (1)

Makefile (1)

Mantis 2506 (1)

Mathworks (1)

Messaging (1)

Migration (1)

Mitigation Architecture (1)

Model Generator (1)

Model Library (1)

Model-Based Design (1)

Modules (1)

Monitor (1)

Monitors (1)

Multi-Cycle Paths (1)

NAND (1)

NLP (1)

NoC (1)

Non-Determinism (1)

OOP (1)

OSVVM (1)

OVM2UVM (1)

Objections (1)

Objective CD-10 (1)

Occurrence Property Pattern (1)

October 2012 - Volume 8 Issue 3 (1)

Open Architecture (1)

Optical Network (1)

Order Property Pattern (1)

Overrides (1)

PCie Gen 5 (1)

PDU (1)

Parallel Computing (1)

Parallel Simulation (1)

Parameter (1)

Parameter Checkers (1)

Parameterized Classes (1)

Partitioned Compile (1)

Patterns (1)

Performance (1)

Phase Sequences (1)

Phase-Level (1)

Phases (1)

Pin Level (1)

Pipelined (1)

Plusargs (1)

Polymorphism (1)

Postsim (1)

Power Logic (1)

Power Optimization (1)

Predictive Analysis (1)

Probe (1)

Process Node (1)

Processing Elements (1)

Programmable Logic (1)

Protocol Layers (1)

QOS Processor (1)

Qrun (1)

Questa Design Solutions (1)

RDC (1)

RDMA (1)

RNM (1)

RTL Emulation (1)

RVVI (1)

Random Faults (1)

Randomization (1)

Reachability Checks (1)

Read Completion Boundary (1)

Reconfiguration (1)

Recurrent Neural Networks (1)

Requirements Management (1)

Reset Architecture (1)

Reset Handling (1)

Reset-Domain Checking (1)

Respins (1)

RiVer Framework (1)

Root Complex (1)

Root of Trust (1)

SATA 3.3 (1)

SCEMI (1)

SMT (1)

SVA (1)

SafeSPI (1)

Safety Analysis (1)

Safety Architecture (1)

Safety Metrics (1)

Safety Monitoring (1)

Safety Workflow (1)

Satisfiability Modulo Theories (1)

Scalable Verification (1)

Schematic Debug (1)

Secure Data Path (1)

Sequence Driver (1)

Sequential Optimization (1)

Sign-Off Methodology (1)

Single Root-IO Virtualization (1)

Slave (1)

Softmodel (1)

Solver Engine (1)

Specification (1)

Specification Driven Formal (1)

Specification Pattern (1)

Spice (1)

Standards (1)

State Space (1)

Static & Formal Adoption (1)

Static Checks (1)

Static Properties (1)

Stepwise (1)

Stimulus Generation (1)

Stimulus Pattern (1)

Structures (1)

Sub-Module (1)

Sub-system (1)

Successive Refinement (1)

Supply Network (1)

SweRV (1)

System Level (1)

System Verification (1)

Systemic Faults (1)

TLM 2.0 (1)

Tcl/Tk (1)

Test Class (1)

Test Coverage (1)

Test Initialization (1)

Testbench Architecture (1)

Threads (1)

Timing (1)

Tool Assessment (1)

Trace Depth (1)

Transaction Attributes (1)

Transaction Layer (1)

Transaction-Level (1)

Transitive (1)

Transmitter IP (1)

UART (1)

UCIS (1)

USB 2.0 (1)

USB 3.0 (1)

UVM Connect (1)

UVM Generation (1)

UVM Simulation (1)

UVVM (1)

Unified Coverage API (1)

Unified Coverage Database (1)

Vacuous Proof (1)

VbyOne (1)

Vectors (1)

Verbose (1)

Verification Case Document (1)

Verification Component (1)

Verification Crisis (1)

Verification Process (1)

Verification Productivity (1)

Verification Space (1)

Verification Success (1)

VirtuaLAB (1)

Virtual Sequencers (1)

Waivers (1)

White Hat (1)

X-Checking (1)

X-Optimism (1)

XML (1)

iTBA (1)

DAC 2025

Exhibitor Forum: Smart Verification for Modern Complexity

New White Papers!

Formal, Avery VIP, Coverage, UPF, Functional Safety and More!

Browse all content in Verification Academy: Articles, Cookbooks, Resources, Sessions, and Tracks

Search Results - 277 results

Filters

February 2006

Verification Horizons - Volume 2, Issue 1

November 2005

Verification Horizons - Volume 1, Issue 1