Vim Syntax highlighting for SystemVerilog and OVM

Academy Home

Academy Login

The Verification Academy requires Javascript. Please enable Javascript in your browser or switch to a browser that supports Javascript in order to view this site.

Vim Syntax highlighting for SystemVerilog and OVM

2 posts / 0 new

Last post

December 4, 2008 - 9:53am

Administrator

Offline

Verification Forum Administrator

Joined: 02/12/2009

Posts: 72

Vim Syntax highlighting for SystemVerilog and OVM

Contributor:	Amal Khailtash
Date:	December 4, 2008
Description:	Vim Syntax highlighting for SystemVerilog and OVM A variant of "Extending Verilog syntax highlighting for SystemVerilog" http://www.vim.org/scripts/script.php?script_id=1586 Includes "anilraj" indentation http://ovmworld.org/forums/member.php?u=1472 Notes: * OVM 2.0 classes, methods, ... * Does not include classes/methods from compatibility folder. -- Amal
Download:	vim_ovm_0.zip

__________________

www.verificationacademy.com

November 14, 2011 - 2:13am

aviya

Offline

Academy Total Access User

Joined: 07/09/2011

Posts: 2

Re: Vim Syntax highlighting for SystemVerilog and OVM

Hi,

I see problems in indentation of verilog/systemverilog code in fork-join blocks.
Inner "begin-end" sub-blocks are not handled correctly.
"join" causes de-indent althogh "fork" behaves strangely... (comment indented, "begin" not).

always @(sig_in) begin
    fork
        // 1st begin-end looks almost OK
    begin
        something1();
    end 
    // 2nd begin-end looks strange
begin
    something2();
end
// 3rd begin-end ??
begin
something3();
end
    join
end